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An illustrative embodiment of the present invention
includes apparatus which simultaneously produces
both direct delta modulation and pulse code modula-
tion. An input signal, after amplification, is supplied to
a window comparator which supplies a polarity con-
trol signal to gate the output of a clock to the appro-.
priate input of a binary up-down counter depending
on whether the slope of the input signal is positive or
negative. The control signals provide direct delta mod-
ulation while the up-down counter output provides
pulse code modulation.
1 Claim, 2 Drawing Figures
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MULTIFUNCTION AUDIO DIGITIZER input signal and the feedback signal which in turn is de-
ORIGIN OF THE INVENTION pendent upon the DC bias.and the digital output posi-
UKIUIN Oh 1 Hfc INVENI ION
 tjon of an internally generated analog control signal de-
The invention described herein was made by an em- rived from a D to A converter. The adder output is fed
ployee of the United States Government and may be 5 to a window comparator having a window of slightly
manufactured and used by or for the Government of less width than one binary step in the PCM encoding
the United States of America for governmental pur- scheme. The comparator output is employed to condi-
poses without the payment of any royalties thereon or tion a pair of input gates to gate a clock or time refer-
therefor, ence of the system into a binary up-down counter. No
RArKGROlJNn OF THF INVENTION '° fre<»uency-dePendent parameters or components are
BACKGROUND OF THE INVENTION inherent in the circuit design so that clock frequency
1. Field of the Invention may be varied from DC to the upper frequency limits
This invention relates generally to encoders or modu- of TTL circuitry. The binary up-down counter outputs
lators More particularly, the present invention relates are strobed at an appropriate rate (in excess of the Ny-
to encoders for simultaneous use as either or both a 15 quist frequency) to a modulation register or to other
pulse code modulator (PCM) or a delta code modula- encoding matrix circuitry to provide pulse code modu-
tor (DM). lation (PCM). The digital-to-analog converter and a
2. Brief Description of the Prior Art bias control are employed to provide the current feed-
In modern communication systems, it is frequently back into the analog adder.
necessary to interface data simultaneously with several 20 Other features of the invention in addition to the
types of transmission schemes. For example, in space above described dual DM and PCM capability are the
travel applications, it may be desirable to communicate provision therein for a sidetone or signal monitor, the
voice information internally, within a space vehicle by inclusion of a maximum modulation monitor, and the
wireline while a digital encoding scheme is necessary provision of a combination manual and automatic gain
for transmitting the voice link data from the spacecraft 25 control circuit.
to ground controllers. Similarly, in military applica- Accordingly, it is an object of the invention to pro-
tions, it may be necessary to transmit data via wireline vide a single circuit design which produces both DM
telephone for local distribution as to a tactical com- and PCM capability simultaneously,
mand post while also simultaneously providing a wire- It is a further object of the invention to provide a cir-
less communication link with a strategic command post 30
 cu;t for producing DM and PCM without undue redun-
situated in a remote location. dancy of circuit elements.
From these examples, it will be appreciated that it It is still further an object of the invention to provide
has frequently been necessary in the prior art to pro- a flexible circuit arrangement which produces DM and
vide plural modulation or encoding systems which can ' PCM waveforms and in which the number of bits of
act on a signal waveform, either in parallel or series ^5 coding accuracy and clock rate are easily expandable,
operation, to provide the required dual modulation The invention, including these and still further ob-
modes. jects, features and advantages may be better under-
Thc number of circuit elements required for develop- stood by reference to the following specification, draw-
ing plural modulation waveforms in the various prior ing and the appended claims.
DESCR,PT,ON OF THE DRAW,NOS
termining the efficiency with which information may be FIG. 1 is a schematic block diagram illustrating the
transmitted. In an effort to minimize the size and num- overall circuit arrangement of the preferred form of the
ber of components used to generate modulation wave- present invention; and
forms for transmission, equipment engineers have FIG. 2 is a timing diagram illustrating the voltage lev-
turned to multi-use integrated circuits which embody els and binary outputs of the circuit of FIG. 1 as a func-
many faceted combinations of more common devices. tion of time for an input waveform of arbitrary shape.
To date, however, it has been impractical to produce
a single circuit design which can provide dual modula- nPSPRIPTION OF THF PREFERRED
tion capability without encountering a substantial f0 EMBOoSlFlJ?
amount of redundancy, hence inefficiency, in the use hMtHJUlMtN
of integrated circuit devices. In particular, it has here- Referring initially to FIG. 1, a preferred circuit for
tofore been impractical to employ a single encoding producing simultaneous PCM and DM waveforms is
system which simultaneously provides both delta mod- indicated generally at 10 in schematic block diagram
ulation (DM) and pulse code modulation (PCM) while form. The waveform or data input source to the circuit
meeting all other standard audio interface parameters. 10 is illustrated as an input transducer 11. It will be ap-
preciated that the transducer 11 may comprise a micro-
ci T H / I K / I A D v nc TUC iKi\/cKi-rir»M phone, a temperature sensor, a pressure sensor or anySUMMARY OF THE INVENTION ^
 othef ana,o?, jnput sjgna| transducer or means whjch
The present invention comprises a dual DM and provides a time variant output in the form of an analog
PCM circuit in which an analog input signal is pro- waveform or voltage. The signal from the input trans-
cessed through an input amplifier which provides vari- ducer 11 is amplified by a preamplifier 12 to increase
able sidetone and a high input impedance for small sig- its voltage level for further processing. The output sig-
nal input transducers. The output of the input amplifier ,. nal from the preamplifier 12 is of sufficient power level
is fed to a second amplifier used as an analog adder. A to be monitored, as for example via line 13, to provide
control feedback signal is also input to the adder with a sidetone or monitor output. For this purpose, the pre-
the adder's output being dependent upon the analog amplifier 12 may be any of a number of standard linear
3,795,900 ' ^
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analog voltage amplifier devices. The principle require- lines 27, 28, 29 and 30 as illustrated in FIG. 1. More-
ment for the preamplifier 12 is that it be essentially a over, the carry line 31 of the counter 24 may be used
linear device in order to avoid input waveform distor- as a peak modulation monitor. An indicator 32 such as
tion and high gain. a light emitting diode or other suitable voltage acti-
The output of the preamplifier 12 is summed with an 5 vated device may be connected to the carry line 31 to
analog control voltage signal provided on line 14. The visually indicate the occurrence of an overflow count
derivation of the analog control voltage signal will be condition which would indicate overmodulation.
discussed subsequently. Summing of the preamplifier A digital to analog (D to A) converter 33, which may
output signal and the control signal is effected by a sec- comprise a simple resistive ladder in the four bit exam-
ond analog amplifier which is used as an analog adder 10 pie illustrated, monitors the output of PCM on lines 27,
for this purpose. Use of the amplifier 15 as an analog 28, 29 and 30 and provides an analog voltage level pro-
adder provides a degree of comparison in order to opti- portional to these outputs at junction 34. This analog
mize the PCM signal-to-noise ratio as known in the art. voltage is summed at junction 34 with a bias voltage
The output from the analog adder 15 is supplied to level produced by a bias power supply (not shown) and
a window comparator 16 (for example, Burr-Brown 15 a manual bias control circuit 35 comprising a simple
Model 4022/25) which has a window or comparison voltage divider network. The resultant sum of the con-
step slightly less than one binary quantitization step . trol voltage output from D to A converter 33 and the
wide. Thus, the" comparator 16 can sense a change in variable manual bias is then supplied via line 14, as pre-
magnitude of its input signal of slightly less than one bi- viously described, where it is added to the input signal
nary PCM unit and consequently change its output sig- 20 in the analog adder 15. This automatic control feature
nal accordingly. For example, if a voltage range of 16 may thus be used to provide a degree of compression
volts is possible in the input signal waveform and a four to the input signal, thereby increasing the overall sig-
binary digit or bit PCM code is used to encode this nal-to-noise ratio of the system.
• range, the comparator 16 could sense a voltage level Referring now to FIG. 2, the operation of the system
change of slightly less than 1 volt and change its output 25
 may be described as follows. Assume that initially at
signal accordingly. time tn, the input signal (represented by curve 41) has
m If the voltage level input to the window comparator the value 0 volts. This corresponds to a PCM binary
16 changes'by increasing from its prior value, the com- value of [ 1,000) on a 16 level (four b i t ) code as illus-
parator 16 produces an output voltage level on an out- trated by the initial PCM binary output word 42. The
put line 17. If the voltage level input to the comparator 3() output of the window comparator 16 of FIG. 1 would
16 changes by decreasing from its prior value, the com- be such as to gate the pulses of clock 19 via gate 20 and
parator 16 produces an output voltage level on a sec- line 22 at this point (illustrated by pulse 43) to provide
ond output line 18. positive pulse delta modulation.
The output voltages from the window comparator 16 At /„ + / and /„ + 2t, substantially the same situation
on lines 17 and 18 are used to condition either of two 3' would prevail with positive pulse delta modulation
control gates 20 or 21 as appropriate. A clock 19 or (pulses 44 and 45) and increasing PCM output (b inary
other t iming source is simultaneously supplied to the words 46 and 47). However, at !„ + 3l, the slope of the
opposite inputs of the two control gates 20 and 21. input waveform 41 will have changed and the DM out-
Thus, if the analog input signal is increasing from its put (pulse 48) will go negative (as supplied via gate 21
prior value, clock pulses are supplied to the count-up and line 23) while the PCM output starts to decrease
input of a binary up-down counter 24 via line 22 from (binary word 49).
control gate 20. If, on the other hand, the analog input The foregoing disclosure and description of the in-
signal is decreasing, then clock pulses from the clock vention is illustrative and explanatory thereof, and vari-
19 are supplied to the count-down input of the binary ous changes in the circuitry as well as in the details of
up-down counter 24 via line 23 from control gate 21. the illustrated construction may be made within the
It should be noted that in using the above arrange- scope of the appended claims without departing from
ment that the clock frequency determines the slope of . the spirit of the invention,
the digital output. For proper operation this should I claim:
equal or exceed the maximum slope of the analog input , 1. Apparatus for encoding data waveforms for modu-
signal. This arrangement has the inherent feature that • lating data transmission apparatus comprising:
as long as the stated criterion is met, the clock fre- a. transducer means for deriving an analog voltage
quency may be changed at wi l l provided it does not ex- signal representative of the input signal;
cccd the counting capabilities of the binary up-down b. controlled analog amplifier means for amplifying
counter'24. Counter 24, moreover, while being illus- said representative analog voltage signal;
trated as a four bit counter and register, could be ex- c. analog adder means for algebraically adding said
tended very easily to an eight bit register or even more, representative analog voltage signal to a second an-
if desired. alog voltage signal which is derived by feedback
Direct delta modulation (DM) may be obtained from means, thereby forming a composite signal potenti-
lines 22 and 23. Delta modulation of this type comprise
 6_ ometer for manually controlling the input bias of
two level pulses usually of opposite polarity which indi- said adder means;
cate the algebraic sign of the slope of the modulating d. window comparator means, having a comparison
analog waveform. If desired, however, an additional window whose width is preset to the analog equiva-
stagc or stages of amplification (not shown) may be ap- lent of one binary step, for detecting the magnitude
pendcd to output lines 25 and 26 to produce tri-level
 65 of said composite signal and for generating a
or bi-level delta modulation. "count-up" signal at a first output terminal of said
The output (four bits) of the binary up-down counter comparator means when said composite signal ex-
24 provides four bit pulse code modulation via output ceeds a preset negative threshold, and a "count-
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down" signal at a second output terminal of said
comparator means when said composite signal ex-
ceeds a preset positive threshold, thereby tending
to maintain said composite signal at zero;
e. timing pulse generator means for generating timing 5
pulses for timing the system;
f. a pair of control gates for receiving, as first inputs,
the respective "count-up" or "count-down" signals
from said comparator means; for receiving, as sec-
ond inputs, said timing pulses; and for producing 10
delta modulation output signals only when said first
input is present and is in coincidence with said tim-
ing pulse; output means for extracting said delta
modulation signals;
g. digital up-down counter means for receiving and 15
counting said delta modulation output signals in ei-
ther a count-up or count-down direction, thereby
producing pulse-code-modulation signals at the
20
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output of said counter means which equal the ana-
log input signal when both of said control gates
have no output output means for extracting said
pulse code modulation signals; a peak modulation
monitor for monitoring the carry line of the said
counter means;
h. means responsive to said control gates for supply-
ing said delta output modulation signals to only one
at a time of said counter means inputs, thereby pro-
ducing a delta modulation signal with a count-up,
count-down, or no-count format; and
i. digital-to-analog converter means for monitoring
the output of said counter means and for generat-
ing an analog feedback signal for application as
said second analog voltage signal to said analog
adder means.
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